Applicant : Bo Huang et al. Attorney's Docket No.: 10559-886001 / Intel Corporation P17581

Serial No. : 10/718,283

Filed: November 19, 2003

Page : 2 of 12

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

I. (Currently amended) A method comprising:

converting memory access instructions in a source code into <u>intermediary</u> standard formatted memory access instructions;

generating partitions containing the <u>intermediary</u> standard formatted memory access instructions;

generating a match set, the match set including matches of instruction patterns to the intermediary standard formatted memory access instructions in the partitions; and transforming the matches to vector memory access instructions.

- 2. (Original) The method of claim 1 in which converting comprises converting memory access instructions that read or write less than a minimum data access unit (MDAU) to memory access instructions that read or write a multiple of the minimum data access unit.
- 3. (Original) The method of claim 2 in which converting further comprises transforming the memory access instructions that read or write the multiple of the minimum data access unit to a format including a base address plus an offset.
- 4. (Currently amended) The method of claim 1 in which generating partitions comprises:

generating a data flow graph containing basic blocks including the <u>intermediary standard</u> formatted memory access instructions; and

for each basic block, applying a set of rules.

Applicant : Bo Huang et al. Attorney's Docket No.: 10559-886001 / Intel Corporation P17581

Serial No.: 10/718,283

Filed: November 19, 2003

Page : 3 of 12

5. (Currently amended) The method of claim 4 in which applying comprises limiting a subnode of a partition to a set of intermediary standard formatted memory access instructions directed to a specific memory bank.

- 6. (Original) The method of claim 5 in which applying further comprises limiting the subnode of a partition to a memory read or a memory write.
- 7. (Original) The method of claim 5 in which the memory bank is a static random access memory (SRAM).
- 8. (Original) The method of claim 5 in which the memory bank is a dynamic random access memory (DRAM).
- 9. (Original) The method of claim 5 in which the memory bank is a scratchpad memory.
- 10. (Previously presented) The method of claim 5 in which the memory bank is an EEPROM.
- 11. (Previously presented) The method of claim 5 in which the memory bank is flash memory.
- 12. (Previously presented) The method of claim 5 in which the memory bank is a NVRAM.
- 13. (Original) The method of claim 1 in which the instruction patterns comprise a pattern describing instruction semantics.

Applicant: Be Huang et al. Attorney's Docket No.: 10559-886001 / Intel Corporation P17581

Serial No. : 10/718,283

Filed: November 19, 2003

Page : 4 of 12

14. (Original) The method of claim 1 in which the vector memory access instructions comprise single memory access instructions representing multiple memory accesses to a type of memory.

15. (Currently amended) A compilation method comprising:

converting source code that includes memory access instructions that read or write less than a minimum data access unit (MDAU) to intermediary code that includes memory access instructions that read or write a multiple of the minimum data access unit;

converting the memory access instructions of the intermediary code into intermediary memory access instructions that have a format including a base address plus an offset;

grouping subsets of the eonverted intermediary memory access instructions into partitions; and

vectorizing the converted <u>intermediary</u> memory access instructions in the subsets that match instruction patterns.

16. (Currently amended) The compilation method of claim 15 in which grouping comprises:

generating a data flow graph containing basic blocks including <u>intermediary</u> memory access instructions; and

generating subnodes in partitions, the subnodes including <u>intermediary</u> memory access instructions directed to a memory bank and performing the same operation.

- 17. (Original) The compilation method of claim 16 in which the operation is a read.
- 18. (Original) The compilation method of claim 16 in which the operation is a write.
- 19. (Original) The compilation method of claim 16 in which the memory bank is a static random access memory (SRAM).

Applicant: Bo Huang et al. Attorney's Docket No.: 10559-886001 / Intel Corporation P17581

Serial No.: 10/718,283

Filed: November 19, 2003

Page : 5 of 12

20. (Original) The compilation method of claim 16 in which the memory bank is a dynamic random access memory (DRAM).

- 21. (Original) The compilation method of claim 16 in which the memory bank is a scratchpad memory.
- 22. (Original) The compilation method of claim 16 in which the memory bank is an EEPROM.
- 23. (Original) The compilation method of claim 16 in which the memory bank is flash memory.
- (Original) The compilation method of claim 16 in which the memory bank is NVRAM.
- 25. (Original) The compilation method of claim 15 in which the instruction patterns comprises instruction semantics.
- 26. (Original) The compilation method of claim 25 in which the instruction semantics comprises segments.
- 27. (Currently amended) A computer program product, for vectorizing memory access instructions, the computer program product residing on a machine-readable medium for storing computer instructions that, when executed, cause data processing apparatus to:

convert memory access instructions residing in a source code into <u>intermediary</u> standard formatted memory access instructions;

generate partitions containing the <u>intermediary</u> standard formatted memory access instructions;

Applicant: Bo Huang et al. Attorney's Docket No.: 10559-886001 / Intel Corporation P17581

Serial No.: 10/718,283

Filed : November 19, 2003

Page ; 6 of 12

generate a match set, the match set including matches of instruction patterns to the intermediary standard formatted memory access instructions in the subsets; and transform the matches to vector memory access instructions.

- 28. (Previously presented) The computer program product of claim 27, the computer instruction that cause the data processing apparatus to convert comprise computer instructions that cause the data processing apparatus to convert memory access instructions that read or write less than a minimum data access unit to memory access instructions that read or write a multiple of the minimum data access unit.
- 29. (Previously presented) The computer program product of claim 28, the computer instruction that cause the data processing apparatus to convert memory access instructions further comprise computer instructions that cause the data processing apparatus to transform the memory access instructions that read or write the multiple of the minimum data access unit to a format including a base address plus an offset.
- 30. (Currently amended) The computer program product of claim 27, the computer instruction that cause the data processing apparatus to generate partitions comprise computer instructions that cause the data processing apparatus to:

generate a data flow graph containing basic blocks including the intermediary standard formatted memory access instructions; and

generate subnodes in partitions, the subnodes including a set of the intermediary standard formatted memory access instructions directed to a memory bank and performing the same operation.